Reconfigurable computing is seen as one of the most promising technologies to meet a number of requirements, such as high-performance in both embedded and other systems. Reconfigurable hardware, the technology beyond the reconfigurable computing concept, allows hardware resources to be programmed in-the-field, adapting them to the functions being assessed. This has been called the 'softening' of hardware and its potential, although it has been pursued in over a decade of academic and industrial research efforts, has still, in our opinion, not been fully exploited. Although many commercial products use reconfigurable computing architectures (mostly FPGA-based), there are still many challenges and plenty of room for scientific research in order to understand the full capabilities of reconfigurable computing.
Network security plays an important role in our daily lives and it has been an interesting application domain for reconfigurable hardware for many years. ''Reconfigurable Modular Arithmetic Logic Unit Supporting High-Performance RSA and ECC over GF(p),'' by K. Sakiyama et al., presents a reconfigurable hardware architecture for public-key cryptosystems. Their work uses reconfigurable data-paths to adapt to different bit-widths. The architecture is evaluated with both RSA and Elliptic Curve Cryptography. They show results using a Xilinx Spartan-3 FPGA, as well as estimated results when targeting an ASIC solution using 0.25 mm CMOS technology. Moreover, for the same target domain, ''Area and Time Trade-offs for Iterative Modular Division Over GF(2 m ),'' by Dormale et al., shows an efficient iterative modular division algorithm and also exploits different delay and area trade-offs. The divider has been evaluated in an Elliptic Curves Cryptosystem processor. A Spartan-3 and a Virtex-4 Xilinx FPGAs have been used for the experiments.
Network routers are also one of the suitable target systems for reconfigurable hardware. ''On the Design of LPM Address Generators Using Multiple LUT Cascades on FPGAs,'' by Hui Qin et al., presents a multiple LUT (Look-Up Table) cascade for configuring n-input LPM (Longest Prefix Match) address generators commonly used in routers. Their method outperforms previous schemes such as TCAM (ternary content-addressable memory). They use a Spartan-3 Xilinx FPGA to evaluate their approach.
Current day multi-core computer systems increasingly rely on networks on chip for the data transport. Reconfigurable hardware is often being used as the chosen prototype technology for NoC experiments. Singh et al., in ''Network Interface for NoC Based Architectures,'' present a programmable fabric based network interface architecture to integrate seamlessly existing IP cores. To facilitate the integration of cores with variable data-width and memory requirements, the authors also present a memory controller to handle block allocation of multiple aspect ratios. They evaluate their approach using a Virtex-II Pro Xilinx FPGA device.
Video and image processing is another application domain vastly targeted by reconfigurable computing. Important accelerations have been achieved in this domain using implementations built with FPGA hardware resources. In ''FPGAbased Architecture for Motion Sequence Extraction,'' Diaz et al. show a superpipelined and fully parallelized architecture for optical flow processing. Their work shows a high-performance, real-time implementation using a Virtex-II Xilinx FPGA.
Reconfigurable unit extensions for general purpose processors are seen as a promising solution by a vast number of computing systems. Vassiliadis et al. present, in ''Exploring Opportunities to Improve the Performance of a Reconfigurable Instruction Set Processor,'' extensions for a reconfigurable instruction set processor, which tightly couples a coarse-grain reconfigurable functional unit to a RISC processor. In this work, the authors enhance the processor with partial predicated execution to improve performance and virtual opcode to circumvent space limitations. Assessment of the enhancements proposed is performed with an MPEG-2 encoder.
Finally, ''Hardware Event-Driven Simulation Engine for Spiking Neural Networks,'' by Agis et al., presents a computing engine that takes full advantage of the massive parallel processing resources available in FPGA devices to simulate spiking neural networks (SNNs). The computing engine adopts an event-driven simulation scheme and an efficient next-event-to-go search method to achieve high performance. To evaluate their computing engine, the authors use a Virtex-II Xilinx FPGA.
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